


JW6/7 DIS/UMA (14",15") Ultra Intel Chief River Platform Block Diagram

01



PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT

PCB 8L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SGND2
LAYER 6 : SVCC
LAYER 7 : SGND3
LAYER 8 : BOT

Power Source

O2Micro OZ8681
System Charge Power (+BATCHG)

P2806
System Discharge Power
(+1.5V/+3V/+5V)

Ricktek RT8205
System Power (+3VPCU/+5VPCU/
+3VS5/+5VS5)

NCP6132/NCP5911/RT8209/G9334
Processor Power (+VCC_CORE/
+1.05_VTT/+VCCSA)

Richtek RT8207
System Memory Power (+1.5VSUS/
+0.75V_DDR_VTT)


Richtek RT8209/RT9025
PCH Power (+1.05/+1.8V)

O2Micro OZ8122
DGPU Power (+VGACORE/+3.3V_GFX/
+1.8_VGA/+1.5_GFX/+1.05_GFX)




PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
A3	Block Diagram	B
Date: Thursday, May 17, 2012	Sheet	1 of 42




Connect a Test Point on BPM# 7 signal, very close to processor.




Size Custom	Document Number Processor 1/4 (Host/GPU)	Rev A
Date: Friday, May 11, 2012	Sheet	2 of 42

Ivy Bridge Processor (DDR3)











System PWR_OK(CLG)






RTC Circuitry(RTC)




HDA Bus(CLG)



PCH SPI ROM(CLG)

Vender	Size	P/N
EON	2MB	AKE38ZN0Q00 (EN25QH16-104HIF)
AMIC	2MB	AKE38ZN0802 (A25LQ16M-F/Q)
Socket		DG008000031




PROJECT : JW6/7
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (HDA/RTC/SATA/SPI)	Rev A
Date: Friday, May 11, 2012	Sheet	7 of 42


PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _{CC} R286 1K/F 4 SPKR						
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	PC1_GNT3# (8) +3V _{CC} R121 1K/F 4 R119 10K/F 1						
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V _{RTCC} R223 330K 4 PCH_INVRMEN						
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R177 1K/F 4 ACZ_SDOUT ACZ_SDOUT (29)						
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>0</td><td>SPI LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	0	SPI LPC	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# BBS_BIT0 R492 1K/F 4 R128 1K/F 4 BBS_BIT1 (8)
GNT1#	GNT0#	Boot Location								
1	0	SPI LPC								
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN						
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V _{CC} R262 1K/F 4 NV_ALE (8)						
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm	+1.8V _{CC} R479 2.2K 4 R477 1K/F 4 DF_TVS (9) H_SNB_IVB# (2)						
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V5S _{CC} R186 1K/F 4 ACZ_SYNC						
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	Rising edge of PWROK	1 = Override 0 = Default (weak pull-down 20K)	+3V5S _{CC} R182 1K/F 4 ACZ_SDOUT						

PCI/USB0C# Pull-up(CLG)




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




USB3.0




20111130 Modify USB3.0 for HM70




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin()




Cougar Point-M/Panther Point (PCI-E,SMBUS,CLK)



PCIE Clock




SMBus/Pull-up(CLG)




PROJECT : JW6/7
Quanta Computer Inc.

Size Custom	Document Number PCH 3/6 (Clock/PCI/PCIE/USB)
Date: Friday, May 11, 2012	Sheet


Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)



MFG-TEST



GPIO Pull-up/Pull-down(CLG)



RF_OFF# R502 *1K/F 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

BIOS RECOVERY High = Disable (Default)

Low = Enable

TEST_SET_UP R302 *10K/F 4

SV_SET_UP

High = Strong (Default)

R297 *100K/F 4 SV_DET

TEST DETECT

Low = Default

SATA2GP/GPIO36

Reserved only

R289 *100K/F 4 FDI_OVRVLTG

FDI TERMINATION VOLTAGE OVERRIDE

Reserved only


BOARD_ID[3:0] Model Name

0000	QLGA
0001	TWC
0010	JW2
0011	TBD
0100	LG3
0101	LG5
0110	LG2C
0111	LG4C
1000	TBD
1001	JW6/JW7
1010	JW3
1011	JW6H/JW6L
1100	JW3H

Chief River BOARD ID SETTING

BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO71	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO34	MODEL BIT3
BOARD_ID4	GPIO35	Reserve and pull low
BOARD_ID5	GPIO69	HM77=0, HM70=1
DGPU_PRNT	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1

20110816 Define BRD_ID[3:0]



PROJECT : JW6/7


Quanta Computer Inc.

Size Custom Document Number PCH 4/6 (GPIO) Rev A

Date: Tuesday, May 15, 2012 Sheet 9 of 42

Cougar Point/Panther Point (POWER)

U16J
CPT PPT Rev 0n7 **POWER**



(6,7,8,9,12,13,14,18,21,22,23,24,25,27,28,29,30,35,37,39,41

(7,21,22,23,27,28,
47,2)

(2,4,6,7,8,26,29,35,38,39)

(6,7,8,9,21,26,27,29,30,32,35,36,38,41)
(21,23,26,32,33,34,35,37,39,40,41)


(21,23,26,32,33,34,35,37,39,40,41)

(6,7,26) +3V_RTC
(2,4,12,13,33,38) +1.5V_SUS

(2,4,27,28) +1.5V_CPU

Cougar Point/Panther Point (POWER)

U16G
CPT, PPT, Rev. 02/2007 **POWER**



 C333 **C469** **C482**
 4.7µF 25V 4 4.7µF 25V 4 4.7µF 25V 4

Close to Y49	10/6.3V_4	10/6.3V_4	10/6.3V_4
		Close to AT16	Close to AP16

— — — — —



PROJECT : JW6/7
Quanta Computer Inc.

Size Custom	Document Number PCH 5/6 (Power)	Rev A
Date: Friday, May 11, 2012	Sheet 10 of 42	

Cougar Point/Panther Point (GND)

U16I
CPT PPT Rev 0p7

AY4	VSS[159]	H46	VSS[259]
AY42	VSS[160]	K18	VSS[260]
AY46	VSS[161]	K26	VSS[261]
AY8	VSS[162]	K39	VSS[262]
B11	VSS[163]	K46	VSS[263]
B15	VSS[164]	K7	VSS[264]
B19	VSS[165]	L18	VSS[265]
B23	VSS[166]	L2	VSS[266]
B27	VSS[167]	L20	VSS[267]
B31	VSS[168]	L26	VSS[268]
B35	VSS[169]	L28	VSS[269]
B39	VSS[170]	L36	VSS[270]
B7	VSS[171]	L48	VSS[271]
B45	VSS[172]	M12	VSS[272]
B49	VSS[173]	M18	VSS[273]
B53	VSS[174]	M22	VSS[274]
B57	VSS[175]	M24	VSS[275]
B61	VSS[176]	M30	VSS[276]
B65	VSS[177]	M32	VSS[277]
B69	VSS[178]	M34	VSS[278]
B73	VSS[179]	M38	VSS[279]
B77	VSS[180]	M42	VSS[280]
B81	VSS[181]	M46	VSS[281]
B85	VSS[182]	M6	VSS[282]
B89	VSS[183]	M18	VSS[283]
B93	VSS[184]	M22	VSS[284]
B97	VSS[185]	M24	VSS[285]
C22	VSS[186]	P30	VSS[286]
C26	VSS[187]	N47	VSS[287]
C30	VSS[188]	N1	VSS[288]
C34	VSS[189]	N11	VSS[289]
C38	VSS[190]	N13	VSS[290]
C42	VSS[191]	N18	VSS[291]
C46	VSS[192]	P30	VSS[292]
C50	VSS[193]	P47	VSS[293]
C54	VSS[194]	P7	VSS[294]
C58	VSS[195]	R2	VSS[295]
C62	VSS[196]	R48	VSS[296]
C66	VSS[197]	T12	VSS[297]
C70	VSS[198]	T31	VSS[298]
C74	VSS[199]	T37	VSS[299]
C78	VSS[200]	T4	VSS[300]
C82	VSS[201]	W34	VSS[301]
C86	VSS[202]	T46	VSS[302]
C90	VSS[203]	T47	VSS[303]
C94	VSS[204]	T8	VSS[304]
C98	VSS[205]	V11	VSS[305]
D02	VSS[206]	V26	VSS[306]
D06	VSS[207]	V27	VSS[307]
D10	VSS[208]	V29	VSS[308]
D14	VSS[209]	V31	VSS[309]
D18	VSS[210]	V36	VSS[310]
D22	VSS[211]	V39	VSS[311]
D26	VSS[212]	V43	VSS[312]
D30	VSS[213]	V7	VSS[313]
D34	VSS[214]	W17	VSS[314]
D38	VSS[215]	W19	VSS[315]
D42	VSS[216]	W2	VSS[316]
D46	VSS[217]	W27	VSS[317]
D50	VSS[218]	W48	VSS[318]
D54	VSS[219]	Y12	VSS[319]
D58	VSS[220]	Y4	VSS[320]
D62	VSS[221]	Y38	VSS[321]
D66	VSS[222]	Y42	VSS[322]
D70	VSS[223]	Y46	VSS[323]
D74	VSS[224]	Y8	VSS[324]
D78	VSS[225]	Y8	VSS[325]
D82	VSS[226]	Y8	VSS[326]
D86	VSS[227]	Y8	VSS[327]
D90	VSS[228]	Y8	VSS[328]
D94	VSS[229]	Y8	VSS[329]
D98	VSS[230]	Y8	VSS[330]
E02	VSS[231]	Y8	VSS[331]
E06	VSS[232]	Y8	VSS[332]
E10	VSS[233]	Y8	VSS[333]
E14	VSS[234]	Y8	VSS[334]
E18	VSS[235]	Y8	VSS[335]
E22	VSS[236]	Y8	VSS[336]
E26	VSS[237]	Y8	VSS[337]
E30	VSS[238]	Y8	VSS[338]
E34	VSS[239]	Y8	VSS[339]
E38	VSS[240]	Y8	VSS[340]
E42	VSS[241]	Y8	VSS[341]
E46	VSS[242]	Y8	VSS[342]
E50	VSS[243]	Y8	VSS[343]
E54	VSS[244]	Y8	VSS[344]
E58	VSS[245]	Y8	VSS[345]
E62	VSS[246]	Y8	VSS[346]
E66	VSS[247]	Y8	VSS[347]
E70	VSS[248]	Y8	VSS[348]
E74	VSS[249]	Y8	VSS[349]
E78	VSS[250]	Y8	VSS[350]
E82	VSS[251]	Y8	VSS[351]
E86	VSS[252]	Y8	VSS[352]
E90	VSS[253]	Y8	VSS[353]
E94	VSS[254]	Y8	VSS[354]
E98	VSS[255]	Y8	VSS[355]
F02	VSS[256]	Y8	VSS[356]
F06	VSS[257]	Y8	VSS[357]
F10	VSS[258]	Y8	VSS[358]
F14	VSS[259]	Y8	VSS[359]

Cougar Point/Panther Point (GND)

U16H
CPT PPT Rev 0p7

AA17	VSS[0]	AK38	VSS[80]
AA2	VSS[1]	AK4	VSS[81]
AA3	VSS[3]	AK42	VSS[82]
AA33	VSS[4]	AK46	VSS[83]
AA34	VSS[5]	AK6	VSS[84]
AB11	VSS[6]	AL16	VSS[85]
AB14	VSS[7]	AL17	VSS[86]
AB30	VSS[8]	AL19	VSS[87]
AB4	VSS[9]	AL2	VSS[88]
AB43	VSS[10]	AL21	VSS[89]
AB5	VSS[11]	AL23	VSS[90]
AC19	VSS[12]	AL26	VSS[91]
AC2	VSS[13]	AL27	VSS[92]
AC21	VSS[14]	AL31	VSS[93]
AC27	VSS[15]	AL33	VSS[94]
AC28	VSS[16]	AL34	VSS[95]
AC33	VSS[17]	AM11	VSS[96]
AC34	VSS[18]	AM14	VSS[97]
AD10	VSS[19]	AM36	VSS[98]
AD11	VSS[20]	AM39	VSS[99]
AD12	VSS[21]	AM43	VSS[100]
AD13	VSS[22]	AM45	VSS[101]
AD19	VSS[23]	AM46	VSS[102]
AD24	VSS[24]	AM7	VSS[103]
AD27	VSS[25]	AN2	VSS[104]
AD33	VSS[26]	AN29	VSS[105]
AD34	VSS[27]	AN3	VSS[106]
AD36	VSS[28]	AN31	VSS[107]
AD37	VSS[29]	AP12	VSS[108]
AD38	VSS[30]	AP19	VSS[109]
AD39	VSS[31]	AP28	VSS[110]
AD40	VSS[32]	AP32	VSS[111]
AD42	VSS[33]	AP38	VSS[112]
AD43	VSS[34]	AP4	VSS[113]
AD44	VSS[35]	AP46	VSS[114]
AD46	VSS[36]	AP8	VSS[115]
AD48	VSS[37]	AP2	VSS[116]
AD49	VSS[38]	AP28	VSS[117]
AD50	VSS[39]	AP28	VSS[118]
AD51	VSS[40]	AP28	VSS[119]
AD52	VSS[41]	AP28	VSS[120]
AD53	VSS[42]	AT11	VSS[121]
AD54	VSS[43]	AT13	VSS[122]
AD55	VSS[44]	AT18	VSS[123]
AD56	VSS[45]	AT22	VSS[124]
AD57	VSS[46]	AT26	VSS[125]
AD58	VSS[47]	AT28	VSS[126]
AD59	VSS[48]	AT30	VSS[127]
AD60	VSS[49]	AT32	VSS[128]
AD61	VSS[50]	AT34	VSS[129]
AD62	VSS[51]	AT38	VSS[130]
AD63	VSS[52]	AT42	VSS[131]
AD64	VSS[53]	AT46	VSS[132]
AD65	VSS[54]	AT7	VSS[133]
AD66	VSS[55]	AU24	VSS[134]
AD67	VSS[56]	AV16	VSS[135]
AD68	VSS[57]	AV20	VSS[136]
AD69	VSS[58]	AV22	VSS[137]
AD70	VSS[59]	AV24	VSS[138]
AD71	VSS[60]	AV30	VSS[139]
AD72	VSS[61]	AV38	VSS[140]
AD73	VSS[62]	AV4	VSS[141]
AD74	VSS[63]	AV43	VSS[142]
AD75	VSS[64]	AV8	VSS[143]
AD76	VSS[65]	AW14	VSS[144]
AD77	VSS[66]	AW18	VSS[145]
AD78	VSS[67]	AW2	VSS[146]
AD79	VSS[68]	AW22	VSS[147]
AD80	VSS[69]	AW26	VSS[148]
AD81	VSS[70]	AW32	VSS[149]
AD82	VSS[71]	AW34	VSS[150]
AD83	VSS[72]	AW38	VSS[151]
AD84	VSS[73]	AW40	VSS[152]
AD85	VSS[74]	AW44	VSS[153]
AD86	VSS[75]	AW48	VSS[154]
AD87	VSS[76]	AW52	VSS[155]
AD88	VSS[77]	AW56	VSS[156]
AD89	VSS[78]	AW60	VSS[157]
AD90	VSS[79]	AW64	VSS[158]



PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 6/6 (Ground)	A
Date: Friday, May 11, 2012	Sheet	11 of 42




1




1

1


1



Place these Caps near So-Dimm1.




VREF DQ1 M1 Solution



PROJECT : JW6/7
Quanta Computer Inc.



Size	Document Number	Rev
Custom	System Memory 2/2 (9.2H)	A
Date: Friday, May 11, 2012	Sheet 13 of 42	





(14,15,18,38) +1.05V_GFX
(14,17,18,37,38) +3V_GFX

0824 Update Symbol



PROJECT : JW6/7
Quanta Computer Inc.

Size A3 Document Number DGPU 3/5 (Display) Rev A
Date: Friday, May 11, 2012 Sheet 16 of 42

Net name	N13M-GE2	N13P-GS (QS)
ROM_SI		
ROM_SO	PD 10K	PU 10K
ROM_SCLK	PD 15K	PU 5K
STRAP0	PU 45K	PU 45K
STRAP1	PD 45K	PD 5K
STRAP2	PU 15K	PD 15K
STRAP3	UN-STUFF	PD 5K
STRAP4	UN-STUFF	PD 45K

Net name	N13P-GL
ROM_SI	
ROM_SO	PD 10K
ROM_SCLK	PD 15K
STRAP0	PU 45K
STRAP1	PD 5K
STRAP2	PU 10K
STRAP3	UN-STUFF
STRAP4	UN-STUFF


For N13M-GE2
ROM_SO PD 10K
ROM_SCLK PD 15K

For N13P-GS
ROM_SO PU 10K
ROM_SCLK PU 5K

N13M-GE2-A1 ID:0X0DEA
N13P-GS ID:0X0FD2
N13P-GL-A1 ID:0X0DE9

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



Default: Hynix VRAM

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	1001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0011
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0111
STRAP3	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	XXXX
STRAP4	RESERVED	PCI SPEED CHANGE GEN3	PCI_MAX SPEED	DP_PLL_VDD33	XXXX



For N13M-GE2, N13M-GS (QS)
Default : 2G Samsung

VRAM Configuration Table

ROM_SI	
1G Hynix 64Mx16	-->15K PD
1G Samsung 64Mx16	-->20K PD
2G Hynix 128Mx16	-->35K PD
2G Samsung 128Mx16	-->45K PD


GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	OUT	GPU_VID4	GPU CORE_VDD VID4
1	OUT	GPU_VID3	GPU CORE_VDD VID3
2	OUT	LCD_BL_PWM	LCD BACKLIGHT PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	GPU_VID1	GPU CORE_VDD VID1
6	OUT	GPU_VID2	GPU CORE_VDD VID2
7	OUT	3D VISION	3D VISION LEFT/RIGHT VISION
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM VREF	MEMMORY VREF CONTROL
11	OUT	GPU_VID0	GPU CORE_VDD VID0
12	IN	PWR_LEVEL	Power Detect ,HIGH=AC, LOW=DC
13	OUT	GPU_VID5	GPU CORE_VDD VID5
14	IN	HPD_AB	HOT PLUG DETECT FOR IFPAB
15	IN	HPD_C	HOT PLUG DETECT FOR IFPC
16	OUT	MEM_VDD	MEMMORY VDD CONTROL
17	IN	HPD_D	HOT PLUG DETECT FOR IFPD
18	IN	HPD_E	HOT PLUG DETECT FOR IFPE
19	IN	HPD_F	HOT PLUG DETECT FOR IFPF
20/21		RESERVE	



N13M-GE2	N13P-GS
Stuff Rc	Un-stuff Rc





G
NB5

PROJECT : JW6/7
Quanta Computer Inc.


Size Custom	Document Number DGPU 5/5 (Power/Ground)
----------------	---

Date: Friday, May 11, 2012

Sheet


42

```
(15) VMA_DQ[63..0]
(15) VMA_DM[7..0]
(15) VMA_WDQS[7..0]
(15) VMA_RDQS[7..0]
```



(15) VMC_DQ[53..0]
(15) VMC_CMD[7..0]
(15) VMC_WDQS[7..0]
(15) VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3



Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1% (0402)








Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1% (0402)

PROJECT : JW6/7
Quanta Computer Inc.

Document Number
DGPU Memory 2/2 (DDR3)

Date: Friday, May 11, 2012 Sheet 20 of 42

USB Camera Connector




(6,7,8,9,10,12,13,14,18,22,23,24,25,27,28,29,30,35,37,39,41) +3V
(7,26,27,28,29,31,32) +3VPCU
(7,10,22,23,27,28,41) +5V
(31,32,33,35,37,38,40,41) +VIN
(38,41) +12VALW
(10,23,26,32,33,34,35,37,39,40,41) +5VS5




PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD Connector (LVDS)	A
Date: Friday, May 11, 2012	Sheet 21 of 42	


CRT PORT




HDMI SMBus Isolation



EMI Solution





HDMI PORT




PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CRT/HDMI Connector	A
Date: Friday, May 11, 2012	Sheet 22of 42	






Keyboard Connector




Green CLK Circuitry



Charger USB

default: Auto-detect
Ios = 48000/RILIM0
high active




TPS2543/45 Control Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	Charging Mode	Current Limit Setting	TPS2543 STATUS Output (active low)
0	0	0	1	Discharge	NA	off
0	0	1	1	DCP/auto	IOS_PW & ILIM_HI (1)	DCP load present
0	1	0	1	SDP	ILIM_HI	off
0	1	1	1	DCP/auto	ILIM_HI	DCP load present
1	1	0	1	SDP	ILIM_HI	off
1	1	1	1	CDP	ILIM_HI	CDP load present

(1) ILIM_HI: 20K(R5233), 2.4A

USB3.0 X 1/USB2.0 COMBO


USB 3.0




PROJECT : JW6/7
Quanta Computer Inc.

Size Custom Document Number **USB 3.0/KB/Green CLK** Rev A


Date: Friday, May 11, 2012 Sheet 26 of 42




Support Wake Function(Reserve)



Mini Card Reset





Avoid leakage issue




LGE mini-pcie power status		
WLAN	Bluetooth	+3V_WLAN_
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF

For EMI Suggestion



LED Status



PROJECT : JW6/7
Quanta Computer Inc.


Size Custom	Document Number MINI-PCIE/LED	Rev A
Date: Monday, May 14, 2012	Sheet 27 of 42	

Left side Power Button Connector(1)

For CB

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : +3V
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#

20120507,MV
Change CN3/CN20#2 to +3V




Right side Power Button Connector(2)



For LG

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : +3V
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#

20120131,B





Left Side FAN





Right Side FAN

Main




Bypass CAP close conn





+5V: 2 A (4 Pin)
+3V: 2 A (4 Pin)
Gnd : (5 Pin)

SATA HDD Connector(Cable type)





Touch Pad Connector

	R520	R521
CB:	V	X
LG:	X	V




Mini PCI-E Card 2- Full size mSATA




PROJECT : JW6/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SATA HDD/mSATA CONN	A


Date: Tuesday, May 15, 2012 Sheet 28 of 42



TPM (1.2)




Finger Printer



Local Thermal Sensor


20120131,B

Thermal Solution(Close to GPU)




Main:AL000781039 G781-1P8(9Ah)
2nd:AL001412005 EMC1412-2-ACZL-TR(9Ah)

Thermal Solution(Close to CRT)




Main:AL001412003 EMC1412-1-ACZL-TR(98h)
2nd:AL000431014 TMP431ADGKR(98h)

DDR3 Thermal Sensor



Accelerometer Sensor



SGT-LIS302DLTR interrupt pin default is low / active Hi , BIOS need to programming 22h to change status from active Hi to low

I2C (ST HP3DC2)


SDO, Pin7	
0x50	Gnd Default
0x52	VDD




PROJECT : JW6/7
Quanta Computer Inc.

Size Custom	Document Number G-sensor/FP/TPM/THEM	Rev A
Date: Friday, May 11, 2012	Sheet 30 of 42	

TOP DC_JACK
90W/4.75A




DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW



PROJECT : JW6/7
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	3/5V55 (RT8223P)	A
Date: Friday, May 11, 2012	Sheet	32 of 42


(VTT/2A)




PROJECT : JW6/7
Quanta Computer Inc.




Size Custom	Document Number DDR3 (RT8207)	Rev A
Date: Friday, May 11, 2012	Sheet 33of	42





PROJECT : JW6/7
Quanta Computer Inc.



Size B	Document Number +1.8V (G9661)	Rev A
Date: Friday, May 11, 2012	Sheet 36 of 42	



PROJECT : JW6/7
 Quanta Computer Inc.

Size C	Document Number +VGA CORE (NCP3218G)	Rev A
Date: Friday, May 11, 2012	15Sheet	37 of 42

(2,4,12,13,33) +1.5VSUS
 (9,10,21,26,27,29,30,32,35,36,41) +3VS5
 (14,16,17,18,37) +3V_GFX
 (15,18,19,20) +1.5V_GFX
 (14,15,16,18) +1.05V_GFX
 (41) +12VALW
 (2,4,6,7,8,10,26,29,35,39) +1.05V





+1.05V +/- 3%
 Countinue current:2.1A
 Peak current:3A




PROJECT : JW6/7
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	+VGA POWER	A
Date: Friday, May 11, 2012	Sheet	38 of 42





Dummy This Schematic
For CPU 1-Phase operation




+VCC_CORE (ONLY SUPPORT 35W)

Countinue current:33A
Peak current: 53A
Load Line : -1.9mV/A


+VCC_CORE (ULV 17W)

TDC : 25A
Peak current: 33A
Load Line : -2.9mV/A



PROJECT : JW6/7
Quanta Computer Inc.

Size C	Document Number CPU Core2 (NCP5911)DC	Rev A
Date: Friday, May 11, 2012	13Sheet	40 of 42



Release to QCMC ICT Gao Ming



PROJECT : JW6/7
Quanta Computer Inc.

Size C	Document Number History	Rev A
Date: Friday, May 11, 2012		1 Sheet 42 of 42